Quantcast
Channel: Cadence PCB Design Blogs
Viewing all articles
Browse latest Browse all 663

What's Good About Allegro DEHDL Net Renaming? The Secret's in the 16.6 Release!

$
0
0
Just a brief post this week to mention a new capability for Allegro Design Entry HDL (DEHDL) that was made available in the 16.6-QIR4 release.

You can now employ net renaming without loss of data:
  • All instances of the net will be renamed to a new name
  • All properties and constraints captured on the net instances retained
  • All membership to net objects are retained

The net rename capability is available as:

  • A menu command
  • A context (RMB) menu command
  • Change of a net name
  • Using the Attribute Editor
  • Using the Change command
  • As a DEHDL console command:

    _netrename <old_net_name> <new_net_name>


 

I look forward to your feedback on this capability.

Jerry “GenPart” Grzenia


Viewing all articles
Browse latest Browse all 663

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>