Quantcast
Channel: Cadence PCB Design Blogs
Browsing all 663 articles
Browse latest View live

Image may be NSFW.
Clik here to view.

What's Good About RF SiP and Data Management? Look to 16.6 and See!

The 16.6 Allegro RF SiP product has 3 major enhancements to improve your productivity. Read on for more details …Data Management of Virtuoso SiP ViewsIn release 16.6, Virtuoso SiP Architect is enhanced...

View Article


Image may be NSFW.
Clik here to view.

What's Good About RF PCB and Layout? 16.6 Has Many New Enhancements!

The 16.6 Allegro RF PCB application has many new enhancements. I’ll cover a few over the next several weeks. Here are some major layout related enhancements:Snap EnhancementsAdd Connect...

View Article


Image may be NSFW.
Clik here to view.

Customer Support Recommended – Pin Swapping in Allegro Design Entry CIS and...

Placement and routing have always been an integral part of printed circuit board design. The productivity of the product is often (if not always) achieved best if the PCB has a proper placement of the...

View Article

Image may be NSFW.
Clik here to view.

What's Good About Viewing Constraint Differences? See for Yourself in Allegro...

Starting with the Allegro PCB Editor 16.6 release, we can compare two constraint databases and view the constraint differences. This provides an efficient opportunity for designers to determine the...

View Article

Image may be NSFW.
Clik here to view.

What's Good About DEHDL’s Interface Aware Design? The Secret's in the 16.6...

Components in a design communicate with each other based on some rules or protocols. These protocols contain a group of signals with some relationships defined between them -- for example byte lanes,...

View Article


Image may be NSFW.
Clik here to view.

What's Good About FSP Planning Mode? Check Out 16.6!

The Allegro FPGA System Planner (FSP) 16.6 release offers major improvements in Auto-interactive pin swap (“Planning Mode”) with the addition of “Auto pinswap” functionality. Using three different...

View Article

Image may be NSFW.
Clik here to view.

Allegro Sigrity Makes its Debut at DesignCon 2013

After Cadence acquired Sigrity in July 2012, we heard many of the same questions: What is happening with my favorite Sigrity tools? Is Cadence going to change the functions and features I’ve been...

View Article

Image may be NSFW.
Clik here to view.

What's Good About ADW’s Configuration Manager? Look to 16.6 and See!

The 16.6 Allegro Design Workbench (ADW) Configuration Manager has been enhanced!There is an enhanced focus on software serviceability and an improved ease of use environment for managing:Software...

View Article


Image may be NSFW.
Clik here to view.

What's Good About OrCAD Capture’s Signal Integrity Flow? The Secret's in the...

With the 16.6 release, you now have the capability of utilizing the PCB SI tools (SigXP) to work with topologies and constraints in the OrCAD Capture environment.Capturing constraints early in design...

View Article


Image may be NSFW.
Clik here to view.

What's Good About Allegro AMS New Advanced Options? They’re in the 16.6 Release!

The Allegro AMS Simulator (analog/mixed-signal) 16.6 release adds several enhancements to the Advanced Options dialog form. This enables the customizability of a PSpice simulation run, including...

View Article

Image may be NSFW.
Clik here to view.

What's Good About Allegro PCB Editor Place Replicate Text Support? Check Out...

The Allegro PCB Editor Place Replicate application now supports the processing of component reference designators. The work performed in customizing assembly text or silkscreen to the seed circuit can...

View Article

Image may be NSFW.
Clik here to view.

What's Good About Allegro Package Designer (APD) Bond Wire "Text In?" You’ll...

Cadence IC Packaging tools today provide a spreadsheet-based import mechanism for die and BGA (standard) components, as well as for importing of netlist updates. In certain design scenarios,...

View Article

Image may be NSFW.
Clik here to view.

Customer Support Recommended – Regulation Loop Design Using Allegro AMS...

Feedback regulation loops are widely used by power electronic designers. It is one of the most important and sensitive parts of a power supply circuit. An incorrect feedback loop design may cause...

View Article


Image may be NSFW.
Clik here to view.

What's Good About PCB SI and Vias? 16.6 Has Many New Enhancements!

In the Allegro PCB SI 16.6 release, vias in SigXp have been enhanced to make it more efficient for design use. In addition, Allegro PCB Editor padstacks will be used to build the models.Read on for...

View Article

Image may be NSFW.
Clik here to view.

What's Good About RF PCB and Autoplace? 16.6 Has Many New Enhancements!

The 16.6 Allegro RF PCB application has many new enhancements.I’ll cover a few over the next several weeks. Here are some major autoplace related enhancements:Grouping in Design Entry HDL...

View Article


Image may be NSFW.
Clik here to view.

What's Good About Allegro PCB Editor Generic Cross-Section Files? See for...

Beginning with the Allegro PCB Editor 16.6 release, you are provided a methodology to export a technology (.tcf) or constraints (.dcf) file which is a generic cross-section. A generic-cross-section...

View Article

Image may be NSFW.
Clik here to view.

What's Good About DEHDL’s Constraints Comparison? The Secret's in the 16.6...

The Allegro 16.6 Design Entry HDL release provides designers a mechanism to compare two databases for constraint differences. The databases that can be compared are of the following types: • Schematics...

View Article


Image may be NSFW.
Clik here to view.

What's Good About FSP’s Design Compare? Check Out 16.6!

The 16.6 Allegro FPGA System Planner (FSP) product has an extremely helpful Design Compare capability.With design changes done in Allegro PCB Editor the FSP designer needs to verify and, if they agree,...

View Article

Image may be NSFW.
Clik here to view.

What's Good About ADW’s Design Migration? 16.6 has many new enhancements!

Prior to the Allegro Design Workbench (ADW) 16.6 release, the migration process required multiple executables:–    Netassembler –    Archiver –    Purge–    PackagerIt was also less robust with...

View Article

Image may be NSFW.
Clik here to view.

Customer Support Recommended - Instance and Occurrence Modes of Design...

Assigning reference designators for the schematic instances is a very vital part of the entire PCB flow. This can sometimes become very cumbersome, and in some cases users allocate a major portion of...

View Article
Browsing all 663 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>